Directions: Work only on this sheet (on both sides, if needed). MAKE SURE TO COPY YOUR ANSWERS TO A SEPARATE SHEET FOR SENDING ME AN ELECTRONIC COPY LATER.

On all Tests, 32-bit word size on Intel machines running Linux is assumed unless otherwise stated.

1. (15) Say we have a multicore machine. Among the registers EAX, EBP, EFLAGS, ESP, ESI, IDT and PTR, state which must have separate versions in each core. For example, if you state EAX has such a property, that means that each core must have its own separate EAX register, rather than one EAX register serving all cores. Hint: There will be at least one register in the list with this property.

2. (20) How many times will the hardware consult the page table (assume no TLB or other cache) during the execution (not decode) of each of the following instructions:

(a) \( \text{inc} \%eax \)

(b) \( \text{add} \%eax, \%ebx \)

(c) \( \text{mov} \%eax, \%ebx \)

(d) \( \text{mov} \$x, \%ebx \)

3. Consider the code

```c
int colsum(int *x, int nrow, int ncol, int whichcol)
{
    int i, sum = 0;
    for (i = 0; i < nrow; i++) {
        sum += x[nrow*i + whichcol];
    }
    return sum;
}
```

Running this through `gcc -S` yields:

```assembly
colsum:
    pushl %ebp
    movl %esp, %ebp
    subl $16, %esp
    movl $0, -8(%ebp)
    movl $0, -4(%ebp)
    jmp .L2
    .L3:
        movl 12(%ebp), %eax
        imull blank(a)(%ebp), %eax
        addl 20(%ebp), %eax
       ...
```

4I've removed some extraneous material.